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a b s t r a c t
The Dutch company Chess develops a wireless sensor network (WSN) platform using
an epidemic communication model. One of the greatest challenges in the design is to
find suitable mechanisms for clock synchronization. In this paper, we study a proposed
clock synchronization protocol for the Chess platform. First, we model the protocol as a
network of timed automata and verify various instances using the Uppaal model checker.
Next, we present a full parametric analysis of the protocol for the special case of cliques
(networks with full connectivity), that is, we give constraints on the parameters that are
both necessary and sufficient for correctness. These results have been checked using the
proof assistant Isabelle. We report on the exhaustive analysis of the protocol for networks
with four nodes, and we present a negative result for the special case of line topologies: for
any instantiation of the parameters, the protocol will eventually fail if the network grows.
© 2011 Elsevier B.V. All rights reserved.
1. Introduction
Wireless sensor networks (WSNs) consist of potentially thousands of autonomous devices that communicate via radio
and use sensors to cooperatively monitor physical or environmental conditions, such as temperature, sound or motion at
different locations. WSNs have numerous applications, ranging from monitoring of dikes to smart kindergartens, and from
forest fire detection to monitoring of the Matterhorn.
The Dutch company Chess develops a WSN platform using an epidemic (gossip) communication model [3]. Gossiping in
distributed systems refers to the repeated probabilistic exchange of information between two members [4,5]. The effect is
that information can spreadwithin a group just as itwould in real life. Their simplicity, robustness and flexibilitymake gossip
based algorithms attractive for data dissemination and aggregation in wireless sensor networks. However, formal analysis
of gossip algorithms is a challenging research problem [6]. The Chess WSN currently distinguishes three protocol layers:
the Medium Access Control (MAC) layer, which is responsible for regulating the access to the wireless shared channel, the
intermediate Gossip layer, which is responsible for insertion of newmessages, forwarding of current messages and deletion
of old messages, and the Application layer, which has the business logic that interprets messages and may generate new
messages. In our research, we focus on the MAC layer of the Chess WSN. Characteristics of the other layers influence the
design decisions for the MAC layer. For instance, the redundant nature of the Gossip layer justifies occasional message loss
in the MAC layer.
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Fig. 1. The structure of a time frame.
Fig. 2. TX and RX slots.
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Fig. 3. Battery life as a function of guard time.
The MAC layer uses a Time Division Multiple Access (TDMA) protocol. Time is divided into fixed length frames, and each
frame is subdivided into slots (see Fig. 1). Slots can be either active or idle. During active slots, a node is either listening
for incoming messages from neighboring nodes (‘‘RX ’’) or it is sending a message itself (‘‘TX ’’). During idle slots a node is
switched to energy saving mode. Nodes are battery operated devices with an expected uninterrupted field deployment of
several years. Hence, energy efficiency is a major concern in the design of WSNs. For this reason, the number of active slots
is typically much smaller than the total number of slots (less than 1% in the current implementation [3]). The active slots
are placed in one contiguous sequence which currently is placed at the beginning of the frame. A node can only transmit
a message once per time frame in its TX slot. If two neighboring nodes choose the same send slot, a collision will occur
in the intersection of their ranges preventing message delivery of either node’s message in that intersection. Ideally, no
neighboring pair would ever choose the same send slot. This has proven to be very hard to achieve, especially in settings
with node mobility. In our work, we have not addressed the issue of slot allocation and simply assume that the TX slots of
all nodes are fixed and have been chosen in such a way that no collisions occur.
One of the greatest challenges in the design of the MAC layer is to find suitable mechanisms for clock synchronization:
we must ensure that whenever some node is sending all its neighbors are listening. In this paper, we study a proposed
clock synchronization algorithm for the Chess platform. Each wireless sensor node comes equipped with a low-cost 32 kHz
crystal oscillator that drives an internal clock that is used to determine the start and end of each slot. This may cause the
TDMA time slot boundaries to drift and thus lead to situations in which nodes get out of sync. To overcome this problem,
the notion of guard time is introduced: at the beginning of its TX slot, before actually starting transmission, a sender waits
a certain amount of time for the receiver to be ready to receive messages. Similarly, the sender also waits for some time
period at the end of its TX slot (see Fig. 2). In the current implementation, each slot consists of 29 clock cycles, out of which
18 cycles are used as guard time. Assegei [7] calculated how the battery life of a wireless sensor node is influenced by the
guard time. Fig. 3, taken from [7], summarizes these results. Clearly, it is of vital importance to reduce the guard time as
much as possible, since this directly affects the battery life, which is a key characteristics of WSNs. Reduction of the guard
time is possible if the hardware clocks are properly synchronized.
Many clock synchronization protocols have been proposed forWSNs. In most of these protocols, clocks are synchronized
to an accurate real-time standard like Coordinated Universal Time (UTC). We refer to [8] for an overview of this type of
protocols. However, these protocols are based on the exchange of time stampmessages, and for the Chess WSN this creates
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an unacceptable computation and communication overhead. It is possible to come up with more efficient algorithms, since
for the MAC layer a weak form of clock synchronization suffices: a node only needs to be synchronized to its immediate
neighbors, not to faraway nodes or to UTC. Fan and Lynch [9] study the gradient clock synchronization (GCS) problem, in
which the difference between any two network nodes’ clocks must be bounded from above by a non-decreasing function.
Thus nearby nodes must be closely synchronized but faraway nodes are allowed to be more loosely synchronized. In the
approach of Fan and Lynch [9], nodes compute logical clock values based on their hardware clocks and message exchanges,
and the goal is to synchronize the nodes’ logical clocks as closely as possible, while satisfying certain validity conditions.
Logical clocks have been introduced by Lamport [10] to totally order the events in a distributed system. A key property of
Lamport’s logical clocks is that they never run backwards: their value can only increase. In fact, Fan and Lynch [9] assume
a constant lower bound on clock speed. Also Meier and Thiele [11] and Pussente and Barbosa [12], who adapt the work
of Fan and Lynch to the setting of wireless sensor networks, make a similar assumption (with minimal clock rates 12 and
1
D , respectively, where D is the network diameter). For certain applications of WSNs it is important to have Lamport style
logical clocks. For example, if two sensor nodes observe a moving object, then logical clocks allow one to establish the
object’s direction by determining which node observed the object first [11]. However, for the MAC layer there is no need
to compute a total order on events: we only need to ensure that whenever one node is sending all neighbors are listening.
Since it is allowed to set back clocks, the lower bounds of [9,11] do not apply in this case.
Meier and Thiele [11] provide a lower bound for the achievable synchronization quality in sensor networks, but no
algorithms that attain or come close to this bound. Pussente and Barbosa [12] do present an algorithm, but this cannot be
applied in the TDMA based setting of the Chess algorithm. Basic assumptions of [11,12] are that (a) messages sent between
neighbors are always delivered instantaneously, and (b) consecutive communications between any two neighbors in the
same direction are no farther apart in time than some given time d. Pussente and Barbosa [12] derive a strict upper bound
of c + 2(1 + 2ρˆ)d on the difference between the clocks of neighboring nodes, where c > 0 is a constant and ρˆ ∈ [0, 1) is
the maximal clock drift. But since this bound exceeds 2d and in a TDMA setting d basically equals the length of a frame, the
algorithm of [12] is unable to guarantee that whenever some node is sending all its neighbors are listening.
The current implementation of the Chess WSN uses Median, an extension of an algorithm proposed by Tjoa et al. [13].
The idea is that in every frame each node computes its phase error to any of its direct neighbors. After the last active slot,
each node adjusts its clock by the median of the phase errors of its immediate neighbors. Assegei [7] points out that the
performance of theMedian algorithmdecreases if the network becomesmore dynamic. In fact, in [14]we established – using
Uppaal – that in certain cases even a static, fully synchronized networkmay becomeunsynchronized if theMedian algorithm
is used, even in a setting with infinitesimal clock drifts. The theoretical result was later reproduced experimentally in a real
network of Chess. Assegei [7] proposes a variation of the Median algorithm that uses Kalman filters, but in [15] we show
that also this variations leads to serious synchronization problems. In this paper, we use formal methods to analyze another
variation of the Chess algorithm in which a node adjusts its clock whenever a message arrives. Advantages of this approach
are (a) unlike the Median approach and its variants we need almost no guard time at the end of a sending slot (2 clock ticks
suffice instead of 9 ticks in the current implementation), and (b) the computational overhead becomes essentially zero.
However, the practical usefulness of our algorithm still needs to be explored further.
The research reported in this paper was carried out within the context of the EU project Quasimodo. The main goal
of Quasimodo was to develop new techniques and tools for model-driven design, analysis, testing and code-generation
for advanced embedded systems where ensuring quantitative bounds on resource consumption is a central problem. Case
studies have been the drivingmomentumbehind the project. Quasimodo followed an iterative approachwhere fundamental
research on theory and algorithms – challenged by real-life case studies – was developed and implemented in methods
and tools, which were evaluated through case studies. Quasimodo research on the Chess WSN case study had a significant
impact on the design of the network [16]. But equally important, it also provided major challenges for research on theory
and algorithms for model checking. Most industrial applications of Uppaal thus far involve small networks with a fixed
topology. The size and dynamic nature of the Chess WSN, and the resulting complexity of clock synchronization, provides
a major challenge for model checking technology that goes beyond what we have seen in other Uppaal case studies.
Another challenge raised by the present paper is in the area of parametric model checking: the parameter constraints
that we derive in Section 4 are nonlinear, and appear to be beyond reach of existing algorithms for parametric model
checking.
The rest of this paper is structured as follows. In Section 2, we model the algorithm using timed automata. Section 3
describes the use of the timed automata model checker Uppaal [17,18] to analyze WSNs with full connectivity. We verify
various instances and identify three different scenarios that may lead to situations where the network is out of sync.
Section 4 presents a full parametric analysis of the protocol for cliques (networks with a connection between every pair
of nodes), that is, we give constraints on the parameters that are both necessary and sufficient for correctness. We have
checked our results using the proof assistant Isabelle [19]. In Section 5 we report on an exhaustive analysis using Uppaal
of all networks with 4 nodes. Section 6 presents a result for the special case of line topologies: for any instantiation of
the parameters, the protocol will eventually fail if the network grows. Section 7, finally, discusses related work and draws
conclusions.
Uppaal models, Isabelle sources and invariant proofs for this paper are available at http://www.mbsd.cs.ru.nl/
publications/papers/fvaan/HSV09/.
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Fig. 4.Model architecture for node i.
Table 1
Protocol parameters.
Parameter Description Constraints
N Number of nodes 0 < N
C Number of slots in a time frame 0 < C
n Number of active slots in a time frame 0 < n ≤ C
tsn[i] TX slot number for node i ∈ Nodes 0 ≤ tsn[i] < n
k0 Number of clock ticks in a time slot 0 < k0
g Guard time 0 < g
t Tail time 0 < t, g+ t+ 2 ≤ k0
min Minimal time between two clock ticks 0 < min
max Maximal time between two clock ticks min ≤ max
2. Uppaal model
In this section, we describe the Uppaal model that we constructed of the Chess protocol. For a detailed account of the
timed automata model checking tool Uppaal, we refer to [17,18] and to the website http://www.uppaal.com.
We assume a finite, fixed set of wireless nodes Nodes = {0, . . . ,N− 1}. The behavior of each individual node i ∈ Nodes
is described by three timed automata: Clock(i), WSN(i) and Synchronizer(i). Automaton Clock(i) models the hardware
clock of the node, automatonWSN(i) takes care of sending messages, and the Synchronizer(i) automaton resynchronizes
the hardware clock upon receipt of a message. The complete model consists of the composition of timed automata Clock(i),
WSN(i) and Synchronizer(i), for each i ∈ Nodes.
Fig. 4 illustrates the architecture of our model for a single node i. For each i, there is a state variable clk[i] that records
the (integer) value of i’s hardware clock (initially 0), and a variable csn[i] that records the current slot number of node i
(also 0 initially). Variable clk[i] is incremented cyclically whenever Clock[i] ticks, but it can also be reset by Synchronizer[i].
Automaton WSN[i] reads clk[i] in order to determine when to transmit. Automaton WSN[i] both reads and write variable
csn[i]. The Synchronizer[i] needs to read variable csn[i] in order to determine whether node i is active or idle. In Uppaal,
a broadcast channel can be used to synchronize transitions of multiple automata. If a is a broadcast channel and one
automaton in the network is in a state with an outgoing a! transition, then this transition may always occur (provided
the guard evaluates to true). In this case, the transition synchronizes with the a? transitions of all automata that enable such
a transition. Automata that do not enable an a? transition remain in the same state. Within our model, broadcast channel
tick[i] is used to synchronize the activities within node i, and broadcast channel start_message[i] is used to inform all the
nodes in the network that node ihas started transmission.More specifically, automatonWSN[i]performs a start_message[i]!
action to indicate that node i starts transmission, and whenever some node j starts transmission and node i is in an active
slot (csn[i] < n), automaton Synchronizer[i]may perform a start_message[j]? transition.
Table 1 lists the parameters (constants in Uppaal terminology) that we use in our model, together with some basic
constraints. The domain of all parameters is the set of natural numbers.
2.1. Clock
Timed automaton Clock(i), displayed in Fig. 5, models the behavior of the hardware clock of node i. It has a single location
and a single transition. It comes equipped with a local clock variable x, which is initially 0, that is used to measure the time
in between clock ticks. Whenever x reaches the value min, the automaton enables a tick[i]! action. The tick[i]! action must
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Fig. 5. Timed automaton Clock(i).
Fig. 6. Timed automatonWSN(i).
Fig. 7. Timed automaton Synchronizer(i).
occur before x has reached valuemax. Then x is reset to 0 and the (integer) value of i’s hardware clock clk[i] is incremented
by 1. For convenience and in order to make model checking feasible, we reset the hardware clock after k0 ticks, that is, the
clock takes integer values modulo k0 (we use Uppaal’s modulo operator %). This is not an essential modeling assumption
and we can easily change this. In the implementation of the protocol, the clock domain is larger and additional program
variables are used to record, for instance, the clock value at which a frame starts. However, in order to avoid state space
explosion, we try to reduce the number of state variables and the domains of these variables.
2.2. Wireless sensor node
Automaton WSN(i), displayed in Fig. 6, is the most important component in our model. It has three locations and four
transitions. The automaton stays in initial location WAIT until the current slot number of i equals the TX slot number of i
(csn[i] = tsn[i]) and the gth clock tick in this slot occurs. It then jumps to location GO_SEND. This is an urgent location that
is left immediately via a start_message[i]!-transition to location SENDING. Broadcast channel start_message[i] is used to
inform all neighboring nodes that a newmessage transmission has started. The automaton stays in location SENDING until
the start of the tail interval, that is, until the (k0 − t)th tick in the current slot (cf. Fig. 2), and then returns to locationWAIT.
At the end of each slot, that is, when the k0th tick occurs, the automaton increments its current slot number (modulo C).
2.3. Synchronizer
Automaton Synchronizer(i), displayed in Fig. 7, is the last component of our model. It performs the role of the clock
synchronizer in the TDMA protocol. The automaton has two locations and two transitions. The automaton waits in its initial
location S0 until it detects the start of a newmessage, that is, until a start_message[j]? event occurs, for some j. We use the
Uppaal select statement to nondeterministically select a j ∈ Nodes. The automaton then moves to location S1, provided
node i is active (csn[i] < n). Remember that at the moment when the start_message[j]? event occurs, the hardware clock
of node j, clk[j], has value g. Therefore, node i resets its own hardware clock clk[i] to g+ 1 upon occurrence of the first clock
tick following the start_message[j]? event. The automaton then returns to its initial location S0.
In our model there is no delay between sending and receipt of messages. Following Meier and Thiele [11], we
assume delay uncertainties to be negligible, and we therefore eliminate the delays themselves from our analysis. When
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Table 2
Some Uppaal verification results.
N 2 3 4
C 6 8 10 6 8 10 6 8 10
n 4 4 4 4 4 4 4 4 4
k0 10 10 10 10 10 10 10 10 10
g 2 2 2 2 2 2 2 2 2
min 49 69 89 39 59 79 29 49 69
max 50 70 90 40 60 80 30 50 70
communication is infrequent, this is reasonable since the impact of clock drift dominates over the influence of delay
uncertainties.
Automaton Synchronizer(i) has no constraint on the value of j, that is, we assume that node i can receive messages from
any node in the network. Hence the network has full connectivity. It is easy to generalize ourmodel to a settingwith arbitrary
network topologies by adding a guard neighbor(i, j) to the transition from S0 to S1 that indicates that i is a direct neighbor
of j. We assume neighbor(i, j)⇒ i ≠ j. The neighbor(i, j) predicate does not have to be symmetric since in a wireless sensor
network it may occur that i can receive messages from j, but not vice versa. For networks with full connectivity, we assume
that all nodes have unique TX slot numbers:
i ≠ j ⇒ tsn[i] ≠ tsn[j] (1)
For networks that are not fully connected, this assumption generalizes to the requirements that neighboring nodes have
distinct TX slot numbers, and distinct nodes with the same TX slot number do not have a common neighbor:
neighbor(i, j) ⇒ tsn[i] ≠ tsn[j] (2)
neighbor(i, j) ∧ neighbor(i, k) ⇒ tsn[j] ≠ tsn[k] (3)
3. Uppaal analysis results for cliques
We call a wireless sensor network synchronized if, whenever a node is sending, all neighboring nodes have the same slot
number as the sending node. For networks with full connectivity this means that all nodes in the network agree on the
current slot. We obtain the following formal definition of correctness.
Definition 1. Anetworkwith full connectivity is synchronized if and only if for all reachable states (∀i, j ∈ Nodes)(SENDINGi
⇒ csn[i] = csn[j]).
Our objective is to find necessary and sufficient constraints on the system parameters that ensure that a network with
full connectivity is synchronized. To this end, we assigned different values to the parameters of the model and used Uppaal
to verify the property of Definition 1. Based on the outcomes (and in particular the counterexamples generated by Uppaal)
we derived general constraints. For networkswith up to 4 nodes, theUppaalmodel checker is able to explore the state space
within a few seconds.
Table 2 shows some example values of the parameters for which the model is synchronized. In fact, via a series of model
checking experiments, using binary search,we found that the values ofmin andmax in this table are the smallest consecutive
natural numbers for which the model with the values assigned to N, C, n, k0 and g is synchronized. Note that for correctness
of the WSN algorithm the exact values ofmin andmax are not important: what matters is their ratio. By settingmin = m,
max = m + 1 and letting m grow, the hardware becomes more and more accurate, until (hopefully) we reach the point
at which the algorithm becomes correct. Parameter t is chosen equal to g and tsn(i) is chosen equal to i. We keep n, k0
and g constant and vary C, the number of slots in a frame. Observe that if the value of C increases also the values of min
andmax increase, i.e., if the length of a frame increases then the hardware clocks must become more accurate to maintain
synchronization.
Observe that these parameter values are not realistic: a realistic clock accuracy is around 30 ppm (parts-per-million), C
is about 1000 (instead of 10), and g is 9 (instead of 2). Uppaal cannot handle realistic values because of the state explosion
problem. Nevertheless, as we will see, the counterexamples provided by Uppaal do provide insight.
In Table 3, we keep all the parameters constant and then consider the values of min and max for different numbers
of nodes when n changes. Since, in accordance with the specification of the protocol, we only consider slot allocations in
which the sending slots are placed at the very beginning of a frame, increasing n has no impact on network behavior: when
no node is transmitting anyway, it makes no difference whether nodes are sleeping or listening. In Table 4, we keep all the
parameters constant and then consider the smallest values ofmin andmax for different number of nodes when k0 changes.
It turns out that increasing k0 forces us to increase min and max. In Table 5, we keep all the parameters constant and
then consider the smallest values ofmin andmax for different number of nodes when g changes. Increasing g, allows us to
decreasemin andmax.
The concrete counterexamples produced by the Uppaal model checker can easily be transformed into parametric
counterexamples: we just replace the concrete values of the timing constants by parameters and collect the constraints
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Table 3
Numerical results, changing n.
N 2 3 4
C 20 20 20 20 20 20 20 20 20 20 20 20
n 4 5 10 15 4 5 10 15 4 5 10 15
k0 10 10 10 10 10 10 10 10 10 10 10 10
g 2 2 2 2 2 2 2 2 2 2 2 2
min 189 189 189 189 179 179 179 179 169 169 169 169
max 190 190 190 190 180 180 180 180 170 170 170 170
Table 4
Numerical results, changing k0 .
N 2 3 4
C 6 6 6 6 6 6 6 6 6 6 6 6
n 4 4 4 4 4 4 4 4 4 4 4 4
k0 5 10 15 20 5 10 15 20 5 10 15 20
g 2 2 2 2 2 2 2 2 2 2 2 2
min 24 49 74 99 19 39 59 79 14 29 44 79
max 25 50 75 100 20 40 60 80 15 30 45 80
Table 5
Numerical results, changing g.
N 2 3 4
C 6 6 6 6 6 6 6 6 6
n 4 4 4 4 4 4 4 4 4
k0 10 10 10 10 10 10 10 10 10
g 2 3 4 2 3 4 2 3 4
min 49 24 16 39 19 13 29 14 9
max 50 25 17 40 20 14 30 15 10
Fig. 8. Scenario 1: fast sender–slow receiver.
on these parameters that are imposed by the guards and invariants that occur in the counterexample execution. Inspection
of the counterexamples for the WSN protocol, which one can rerun step by step in the simulator, reveals that there are
essentially three different scenarios that may lead to a state in which the network is not synchronized. In order to describe
these scenarios parametrically at an abstract level, we need a bit of notation. We say that s ∈ {0, . . . ,C−1} is a transmitting
slot, notation TX(s), if there is some node i that is transmitting in s, that is,
TX(s) ⇔ (∃i ∈ Nodes)(tsn[i] = s).
We let PREV(s) denote the nearest transmitting slot that precedes s (cyclically). Formally, function PREV : {0, . . . ,C−1} →
{0, . . . ,C− 1} is defined by
PREV((s+ 1)%C) =

s if TX(s)
PREV(s) otherwise (4)
We write D(s) to denote the number of slots visited when going from PREV(s) to s, that is, D(s) = (s − PREV(s))%C . We
defineM = maxs D(s) to be the maximal distance between transmitting slots. As we will see,M plays a key role in defining
correctness.
3.1. Scenario 1: fast sender–slow receiver
In the first error scenario, a sending node is proceeding maximally fast whereas a receiving node runs maximally slow.
The sender starts with the transmission of a message while the receiver is still in an earlier slot. The scenario is illustrated
in Fig. 8. It starts when the fast and the slow node receive a synchronization message. Immediately following receipt of this
message (at the same point in time), the hardware clock of fast node ticks and the synchronizer resets this clock to g + 1.
Now, in theworst case, itmay takeM·k0−1 ticks before the fast node is in its TX slotwith its hardware clock equal to g. Since
the hardware clock of the fast node ticks maximally fast, the length of the corresponding time interval is (M · k0 − 1) ·min.
The slow node will reach the TX slot of the fast node afterM · k0 − g ticks. With a clock that ticks maximally slow, this may
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Fig. 9. Scenario 2: fast receiver–slow sender — before transmission.
take (M · k0 − g) ·max time. If (M · k0 − g) ·max is greater than or equal to (M · k0 − 1) ·min then we may end up in a state
where the network is no longer synchronized since the fast node is sending before the slow node has moved to the same
slot. Hence, in order to exclude this scenario, we must have:
(M · k0 − g) ·max < (M · k0 − 1) ·min (5)
This constraint is consistent with the results in Table 2. Consider, for instance the first column. According to Uppaal the
protocol is correct if N = 2, C = 6, n = 4, k0 = 10, g = 2,min = 49 andmax = 50. Since we assume that the two nodes
are sending in the first two slots of a frame, it is easy to see thatM = 5. Now we can verify that
(5 · 10− 2) · 50 = 48 · 50 = 2400 < 2401 = 49 · 49 = (5 · 10− 1) · 49
However, if we increase the clock drift slightly by setting min and max to 48 and 49, respectively, then the protocol fails
according to Uppaal. And indeed
(5 · 10− 2) · 49 = 48 · 49 = 2352 = 49 · 48 = (5 · 10− 1) · 48
Instead of the lower bound min and the upper bound max on the time between clock ticks, we sometimes find it
convenient to consider the ratio
ρ = min
max
Since 0 < min ≤ max, it follows that ρ is contained in the interval (0, 1]. The following elementary lemma turns out to be
quite useful.
Lemma 1. Constraint (5) is equivalent to g > (1− ρ) ·M · k0 + ρ .
This implies that the worst case scenario occurs when the distance between TX slots is maximal: if the constraint holds
forM it also holds when we replaceM by a smaller value.
Example 1 (The Chess Implementation). Constraint (5) allows us to infer a lower bound on the guard time g. In the current
implementation of the protocol by Chess [3], a quartz crystal oscillator is used with a clock drift rate θ of at most 20 ppm.
This means that
ρ = 1− θ
1+ θ =
1− 20 · 10−6
1+ 20 · 10−6 ≈ 0, 99996
In the Chess implementation, one time frame lasts for about 1 s. It consists ofC = 1129 slots and each slot consists of k0 = 29
clock ticks. The number of active slots is small (n = 10). A typical value forM is C− n = 1119. Hence
g > (1− ρ) ·M · k0 + ρ ≈ 0, 00004 · 1119 · 29+ 0, 99996 = 2.298
Thus, according to our theoretical model, a value of g = 3 should suffice. Chess actually uses a guard time of 9. Of course one
should realize here that ourmodel is overly simplified and, for instance, does not take into account (uncertainty in) message
delays and partial connectivity. We will see that these restrictions greatly influence the minimal guard time.
3.2. Scenario 2: fast receiver–slow sender — before transmission
In our second error scenario, a receiving node runs maximally fast whereas a sending node proceeds maximally slow.
The receiving node already leaves the slot in which it should receive a message from the sender before the sender has even
started transmission. This scenario is illustrated in Fig. 9. Again, the scenario starts when the fast and the slow node receive
a synchronizationmessage. But now the node that has to send the next message runs maximally slow. It sends this message
after M · k0 ticks have occurred, which takes M · k0 · max time. Meanwhile, the fast node has made maximal progress:
immediately after receipt of the first synchronization message (at the same point in time), the hardware clock of the fast
node ticks and the synchronizer resets this clock to g + 1. Already after (k0 − g − 1) · min time the node proceeds to the
next slot. Another (M · k0 − 1) · min time units later the fast node sets its clock to k0 − 1 and is about to leave the slot in
which the slow node will send a message. If the slow node starts transmission after this point it is too late: after the next
clock tick the fast node will increment its slot counter and the network is no longer synchronized. In order to exclude the
second scenario, the following constraint must hold:
M · k0 ·max < ((M+ 1) · k0 − g− 2) ·min (6)
Also this constraint can be rewritten:
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Fig. 10. Scenario 3: fast receiver–slow sender — during transmission.
Lemma 2. Constraint (6) is equivalent to g < (1− 1
ρ
) ·M · k0 + k0 − 2.
Thus constraint (6) imposes an upper bound on guard time g. Since in practice one will always try to minimize the guard
time in order to save energy, this constraint is only of theoretical interest. If we fill in the values of Example 1, we obtain
g < 25.8, which is close to the slot length k0 = 29.
3.3. Scenario 3: fast receiver–slow sender — during transmission
Our third scenario involves a fast receiver and a slow sender. The receiver moves to a new slot while the sender is still
transmitting a message. Fig. 10 illustrates the scenario. As in the previous scenarios, the hardware clock of the fast node is
set to g+ 1 immediately after receipt of the synchronization message.
To exclude this scenario, the following condition should be satisfied:
(k0 − g− t) ·max < (k0 − g− 1) ·min (7)
Essentially, constraint (7) provides a lower bound on t: to rule out the scenario in Fig. 10, the sender shouldwait long enough
before proceeding to the next slot.
Lemma 3. Constraint (7) is equivalent to t > (1− ρ)(k0 − g)+ ρ .
If we fill in the values of Example 1 with g set to 3, we obtain t > 1.001. Hence a value of t = 2 should suffice. Hence, for the
simple case of a static network with full connectivity and no uncertainty in message delays, we only need to reserve 5 clock
cycles for guard and tail time together. In Section 6, we will see that for different network topologies indeed much larger
values are required.
4. Proving sufficiency of the constraints
In this section,we outline our proof that the three constraints derived in Section 3 are sufficient to ensure synchronization
in networks with full connectivity. We first present the key invariants used in the proof and then discuss the formalization
of the full proof using Isabelle/HOL.
4.1. Invariants
We start our proof by stating some elementary invariants.
Lemma 4. For any network with full connectivity the following invariant assertions hold, for all reachable states and for all
i ∈ Nodes:
0 ≤ xi ≤ max (8)
0 ≤ clk[i] < k0 (9)
0 ≤ csn[i] < C (10)
GO_SENDi ⇒ xi = 0 (11)
GO_SENDi ⇒ csn[i] = tsn[i] (12)
GO_SENDi ⇒ clk[i] ∈ {g, g+ 1} (13)
SENDINGi ⇒ csn[i] = tsn]i] (14)
SENDINGi ⇒ g ≤ clk[i] < k0 − t (15)
Invariants (8)–(10) assert that the state variables indeed take values in their intended domains: clock variables stay within
the (real-valued) range [0,max], hardware clocks staywithin the integer range [0, k0), and current slot numbers stay within
the integer range [0,C). Invariants (11)–(15) directly follow from the definitions of the individual automata in the network.
For invariant (13), observe that since the tick?-transition fromWAIT toGO_SENDmay synchronize with the tick?-transition
from S1 to S0, the value of clk[i] in GO_SENDi is potentially g+ 1.
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Fig. 11. WSN(i)with history variables.
In order to be able to state more interesting invariants, we introduce two auxiliary global history (or ghost) variables.
Clock y records the time that has elapsed since the last synchronization message (or the beginning of the protocol). Variable
last records the last slot in which a synchronization message has been sent (initially last = −1). Fig. 11 shows the version of
theWSN(i) automaton obtained after adding these variables. The only change is that upon occurrence of a synchronization
start_message[i]! clock y is reset to 0 and variable last is reset to csn[i]. We first state a few basic invariants which restrict
the values of the new variables.
Lemma 5. For any network with full connectivity the following invariant assertions hold, for all reachable states and for all
i ∈ Nodes:
0 ≤ y (16)
−1 ≤ last < C (17)
S1i ⇒ y ≤ xi (18)
last = −1 ⇒ S0i (19)
Invariant (16) says that y is always nonnegative, and invariant (17) says that last takes values in the integer domain
[−1,C − 1). If the system is in S1i then a synchronization occurred after the last clock tick (invariant (18)), and if the
system is in S0i then no synchronization occurred yet (invariant (19)).
The key idea behind our correctness proof is that, given the local state of somenode i and the value of last, we can compute
the number c(i) of ticks of i’s hardware clock that has occurred since the last synchronization. Since we know the minimal
and maximal clock speeds, we can then derive an interval that contains the value of y, the amount of real-time that has
elapsed since the last synchronization. Next, given the value of y, we can compute an interval that contains the value of c(j),
for arbitrary node j. Once we know the value of c(j), this gives us some information about the local state of node j. Through
these correspondences, we are able to infer that if node i is sending the slot number of i and jmust be equal.
Formally, for i ∈ Nodes, the state function c(i) is defined by
c(i) = if last = −1 then clk[i] else
if S1i then 0 else
((csn[i] − last)%C) · k0 + clk[i] − g
fi
fi
If there has been no synchronization yet (last = −1) then c(i) is just equal to the hardware clock clk[i]. If the synchronizer
is in location S1i, then we know that there has been no tick since the last synchronization, so c(i) is set to 0. Otherwise, c(i)
is k0 times the number of slots since the last synchronization, incremented by the number of ticks in the current slot, minus
g to take into account that the hardware clock has been reset to g+ 1 after the last synchronization.
We can now state the main invariant result from this section.
Theorem 6. Assume constraints (5), (6) and (7), 3 ≤ N and assume that some node transmits in the initial slot.2 Then for any
network with full connectivity the following invariant assertions hold, for all reachable states and for all i, j ∈ Nodes:
y ≤ c(i) ·max+ xi (20)
2 The last two assumptions have been made for convenience. We claim that they are not needed, even though they are used in our proof.
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c(i) > 0 ⇒ y ≥ (c(i)− 1) ·min+ xi (21)
csn[i] = tsn[i] ∧ (clk[i] < g ∨ GO_SENDi) ⇒ last ≠ csn[i] (22)
csn[i] = tsn[i] ∧ clk[i] = g ⇒ (GO_SENDi ∨ SENDINGi) (23)
csn[i] = tsn[i] ∧ clk[i] > g ⇒ last = csn[i] (24)
SENDINGi ⇒ csn[i] = csn[j] = last (25)
GO_SENDi ⇒ csn[i] = csn[j] ∧ clk[i] = g (26)
last ≠ −1 ∧ last ≠ PREV(csn[i]) ⇒ (TX(csn[i]) ∧ last = csn[i]) (27)
TX(csn[i]) ∧ clk[i] = k0 − 1 ⇒ last = csn[i] (28)
S1i ⇒ clk[i] < k0 − 1 ∧ last = csn[i] (29)
c(i) ≥ 0 (30)
last = −1 ⇒ csn[i] = 0 (31)
Proof. By induction, using the invariants from Lemma’s 4 and 5. For a manual proof see http://www.mbsd.cs.ru.nl/
publications/papers/fvaan/HSV09/. 
Invariants (20) and (21) are the key invariants that relate the values of c(i) and y. Invariant (25) implies that the network
is synchronized. This is themain correctness propertywe are interested in. All the other invariants in Theorem6 are auxiliary
assertions, needed to make the invariant inductive.
4.2. On the formal proof
The manual proof of the invariants from the previous subsection has been fully checked using the proof assistant
Isabelle [19]. Below we make some general remarks about the formalization and discuss some of the subtleties we
encountered. Our main motivation for discussing some of the proof details is that this sheds light on the type of reasoning
that will be necessary in order to completely automate the verification.
The length of the Isabelle/HOL proof is about 5300 lines, whereas the manual proof is around 1000 lines. Formal proofs
are usually longer than their manual counterpart. Wiedijk [20,21] proposes the De Bruijn factor as a way to quantify this
difference. This factor basically compares the size of two proof files, compressed using the Unix utility gzip. Wiedijk [20]
observes that the average De Bruijn factor is about 4. In our case, we obtain 4.58. This is a bit larger than usual, since our
formal proof includes the definition of the Uppaalmodel and its semantics, which are not included in the manual proof. We
also need to define all the invariants (about 500 lines). In the manual proof, the 12 basic invariants defined in Lemmas 4 and
5 are all disposed of by the word ‘‘trivial’’. The formal proof is indeed straightforward but still occupies about 440 lines.
Key aspects of the Isabelle formalization are (1) an alternative definition of function PREV and a proof of lemmas showing
particular properties of it, and (2) a formalization of the claim that there are at least three transmitting slots per frame.
Common to these two issues is the introduction of the largest slot number in which a message is transmitted. This is the
maximum of function tsn and is obtained for node imax. The properties we need are basic facts like PREV(s) cannot be s or
that in the idle period of a frame PREV(s) equals the transmitting slot of imax, i.e., tsn[imax]. Altogether, the definition of PREV,
the introduction of imax, the formal proof that there are at least three transmitting slots, and the proof of basic properties
about these notions occupy about 600 lines.
In the remainder of this section, we first formally introduce imax. Then, we rephrase the definition of function PREV and
prove a sequel of properties of that function. After that, we formalize the claim that there are at least three transmitting
slots. Finally, we illustrate the formal proof by two simple but representative examples.
4.2.1. Definition of imax and PREV
As shown in Fig. 1, a frame is composed of an active period and an idle period. In the active period, there are slots where
a node is transmitting and the other nodes are listening, and also slots where no node is sending and all nodes are listening.
Consequently, there is a last slot in which a message is emitted. Let imax be the node that is transmitting in this slot. This
transmitting node maximizes function tsn:
TXmax(imax) ≡ TX(tsn[imax]) ∧ ∀i ≠ imax.tsn[imax] > tsn[i] (32)
The formal definition of function PREV in Isabelle slightly differs from Eq. (4). The combination of modulo and the
incrementation in the argument does not translate to Isabelle, where functions must be total and proved to terminate.
We basically remove the modulo and considers unbounded frames. We still have the assumption that function tsn returns
a natural number strictly less than n. The first basic invariants then prove that parameters take values in their intended
domain. Function PREV is the recursive function below:
Definition 2.
PREV(0) = tsn[imax]
PREV(s+ 1) = if TX(s) then s else PREV(s)
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4.2.2. Properties of PREV
In the formal proof, we need a sequel of properties showing the structure of a frame. The next lemma asserts that function
PREV is constant during the idle period, that is, if slot s is transmitting and all slots from s to y are not transmitting, then
PREV(y) is slot s.
Lemma 7. (TX(s) ∧ y > s ≥ 0 ∧ (∀z.s < z < y⇒ ¬TX(z)))⇒ PREV(y) = s.
Proof. By induction on s. 
From this above lemma it directly follows that after the last transmitting slot, function PREV equals this slot:
Lemma 8. ∀y > tsn[imax].PREV(y) = tsn[imax]
Proof. By definition imax is such that there is no transmitting slot after it. We use this fact to instantiate Lemma 7 above. 
We prove that the previous slot of slot s is strictly less than s. Because of the cyclic nature of a frame, this is only true if
s > 0.
Lemma 9. s > 0 H⇒ PREV(s) < s
Proof. By induction on s. 
Another useful lemma asserts that the ‘‘PREV" of a transmitting slot cannot be tsn[imax].
Lemma 10. (s > 0 ∧ TX(s)) H⇒ PREV(s) < tsn[imax]
Proof. From TX(s) we obtain j such that tsn[j] = s. By definition of imax we have tsn[j] ≤ tsn[imax]. Using Lemma 9, we
obtain PREV(s) < s. Hence PREV(s) < tsn[imax]. 
4.2.3. At least three sending nodes
In the informal case study description [3], it is assumed that for each node there is a transmission slot. Translated to
the setting of our model, this means that tsn is a total function from nodes to slots. Interestingly, the Isabelle formalization
revealed that the assumption that tsn is total is never used in the proof.3 The only assumption that we make is that there
are at least three sending nodes.
In our formalization, we introduce a predicate TXn(i) which states that for node i there exists a slot s that equals the
transmitting slot of node i, that is, node i is a transmitting node. Predicate TXn(i) complements predicate TX(s) defined
earlier. Predicate TXn(i) is defined as follows:
Definition 3. TXn(i) = ∃s.tsn[i] = s
The assumption that there are at least three transmitting slots is formalized by assuming that predicate TXn holds for nodes
0 to 2.
∀i ≤ 2.TXn(i) (33)
We derive two important facts: tsn[imax] is at least 2, and between slot number 0 and slot number n− 1 there is at least one
transmitting slot.
Lemma 11. tsn[imax] ≥ 2 ∧ ∃s.0 < s < n− 1 ∧ TX(s)
Proof. The first part is trivial. Function tsn assigns different slots to different nodes. Together with Eq. (33) we can derive
three distinct nodes – say i, j, k –with distinct transmitting slots (tsn[i], tsn[j], tsn[k]).We do a case analysis on their different
possible orderings (e.g., tsn[i] < tsn[j] < tsn[k]). By definition a slot number is not greater than n − 1 and positive.
Consequently, the ‘‘tsn’’ in the middle of the ordering is strictly positive and strictly less than n− 1. This shows the second
term of our conclusion. 
A consequence of Lemma 11 is that function PREV is at least one for all slots not smaller than n− 1.
Lemma 12. s ≥ n− 1 H⇒ PREV(s) ≥ 1
Proof. We consider two cases. If s > n− 1, then s > tsn[imax]. Moreover there is no transmitting slot between s and n− 1.
So, from Lemma 7 we obtain PREV(s) > tsn[imax] > 1. If s = n− 1, then we know from Lemma 11 that there is at least one
transmitting node between slot 0 and n− 1 and PREV(s) is then at least equal to this slot. 
4.2.4. Proof samples
In the remainder of this section, we present two examples that show some of the subtleties in the proof. These example
illustrates why some of the lemmas introduced earlier are needed, e.g., Lemmas 10 and 11.
Example 2. The situation of our first proof sample is pictured in Fig. 12. This situation appeared in the proof of Invariant
21 and 23 of Theorem 6. It involves nodes k and an arbitrary different node j. Node k is sending in its current slot number,
3 This observation may have practical implications. Our results suggest that, at least in certain situations, if nodes have nothing to say they may in fact
remain silent.
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Fig. 12. Proof example.
i.e. we have csn[k] = tsn[k] and TX(csn[k]). The last transmitting slot (depicted in the gray slot) is the previous transmitting
slot of both nodes j and k.
PREV(csn[k]) = PREV(csn[j]) = last (34)
The goal is to prove that these two nodes agree on the current slot number, i.e., that csn[k] = csn[j].
The formal proof needs a case analysis on the relative positions of csn[j] and csn[k]. Assume csn[j] < csn[k]. Node k is in
a later slot. Because of the cyclic nature of frames, we must consider two cases: csn[j] = 0 and csn[j] > 0.
If csn[j] = 0, by definition of PREVwehave PREV(csn[j]) = tsn[imax], and PREV(csn[k]) = tsn[imax] also. From Lemma 10
we have PREV(csn[k]) < csn[k]. So, we have tsn[imax] < csn[k] = tsn[k]. By definition of imax, this is clearly impossible.
The case when csn[k] < csn[j] is similar. We know that TX(csn[k]), so k is transmitting and has to be in the active region,
i.e., csn[k] < n. We do not have such information for csn[j] and need to consider extra cases: csn[j] < n and csn[j] ≥ n.
Example 3. We now illustrate the proof of Invariant 22 in Theorem 6. This invariant assumes that node i is in a transmitting
slot. We have csn[i] = tsn[i], hence TX(csn[i]). It also considers that node i is either in state WAIT with clk[i] < g)
or in state GO_SEND. (By basic Invariant 15 node i cannot be in state SENDING.) In brief, node i is about to send a
message. The conclusion asserts that the last slot with a synchronization is not the current slot (last ≠ csn[i]). Before
the first synchronization, last is negative (last = −1) and the conclusion holds as any csn is a nonnegative number (basic
Invariant 10). Before a start_message action, node i is in state GO_SEND with its clock equal to g. Variable clk[i] is not
modified by this action. Hence the invariant is trivially true in the target state because its premises are false. The case of a
tick action is more complicated.
We only consider the end of the current slot (csn[i]) The situation is as follows. Node i is in state WAIT with its
clock counting the last tick of a slot (clk[i] = k0 − 1). After the tick action the clock is reset to 0, a new slot starts
(csn′[i] = (csn[i] + 1)%C), and other variables are left unchanged, in particular last′ = last. The last transmitting slot is
the previous transmitting slot of i (last = PREV(csn[i])). We illustrate the case where csn[i] = 0 or csn[i] = n− 1.
The latter implies that csn′[i] = 0. Our conclusion rewrites to PREV(n− 1) ≠ 0. This directly follows from the fact that
PREV is at least one (Lemma 12).
If csn[i] = 0, we have csn′[i] = 1. Our conclusion rewrites to PREV(0) ≠ 1. By definition, PREV(0) = tsn[imax] and our
conclusion follows from the first term of Lemma 11 (tsn[imax] ≥ 2).
5. Uppaal analysis results: networks with 4 nodes
In the two previous sections, we studied the correctness of our clock synchronization protocol for networks with full
connectivity. In practice, however, wireless sensor networks are rarely fully connected. A fully parametric analysis of the
protocol for arbitrary network topologies will be quite involved. In order to illustrate the some of the complications, we
wrote a small script to explore all possible network topologies with 4 nodes. As explained in Section 2, we can easily model
arbitrary network topologies inUppaal by appropriate instantiation of the neighbor function. For parameters k0 = 15, C = 6
and n = 4, we used Uppaal to find out for each topology for which guard time and min/max ratio the synchronization
property was satisfied. This took 30 h for the 46 = 4096 possible topologies. In Table 6, we summarize the results of our
model checking experiments for the connected networks of Fig. 13 in which communication is symmetric. As in Section 3,
min andmax in this table are the smallest consecutive natural numbers for which the model with the values assigned to C,
n, k0 and g is synchronized. As expected, topology number 6, requires the highest guard time of all networks with 4 nodes.
We observe that the more connected the network is, the lower the guard time can be.
When communication is not symmetric, that is, it may occur that some node A receives messages from a node B but not
vice versa, the clock synchronization behavior becomes highly unpredictable and depends on time slot numbers assigned
to each node. Table 7 summarizes our analysis results for the networks depicted in Fig. 14. Surprisingly, network 1 allows
for smaller guard times than network 3, even though it has fewer links.
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Fig. 13. Connected networks with 4 nodes.
Table 6
Analysis results for the networks of Fig. 13.
ID Diameter Time slot numbers Guard time min/max ratio
1 1 any 2 44/45
2 2 {0, 1, 2, 3} 3 58/59{0, 2, 1, 3} 3 73/74
3 2 {0, 1, 2, 3} 3 58/59{0, 2, 1, 3} 3 73/74
4 2
{0, 1, 2, 3} 3 58/59
{0, 1, 3, 2} 3 43/44
{0, 3, 1, 2} 3 73/74
5 2 Any 3 88/89
6 3 {0, 1, 2, 3} 4 88/89{0, 3, 1, 2} 3 43/44
Table 7
Analysis results for the networks of Fig. 14.
Time slot numbers ID Guard time min/max ratio
{0, 1, 2, 3}
1 2 74/75
2 4 83/84
3 3 38/39
{1, 0, 2, 3}
1 2 45/46
2 4 87/88
3 3 43/44
{2, 1, 3, 0}
1 2 30/31
2 3 87/88
3 3 73/74
{1, 2, 0, 3}
1 2 74/75
2 Not synchronized at all
3 2 74/75
6. Uppaal analysis results: line topologies
Since our experiments indicate that, among the symmetric topologies, line topologies have the worst clock synchroniza-
tion behavior, we report on the model checking using Uppaal of some further instances of the protocol that involve line
topologies, that is, connected networks in which each node is connected to exactly two other nodes, except for two nodes
that only have a single neighbor.
We defined a 3-node network with line topology in Uppaal and checked the behavior of the system for different variable
valuations. It turns out that, unlike the fully connected network with three nodes (see Table 2), the network will not always
remain synchronized for g = 2, evenwhen the clocks are perfect. Table 8 lists some of our verification results. On the left we
give the results for a line network of size 3 and on the right those for a clique network of size 3. If we compare these results
then we see that, in order to keep the network synchronized, the hardware clocks in a line topology must be more accurate
than the hardware clocks in a fully connected network (i.e., themin/max ratio must be closer to 1 if we want the network to
be synchronized). Intuitively, the reason is that in a line topology the frequency of synchronization for each node is less than
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Fig. 14. Some directed network topologies with 4 nodes.
Fig. 15.Maximum distance between two consecutive clock synchronization events.
Table 8
Results for line network of size 3 (left) and for clique network of size 3 (right).
C 6 8 10 12
n 4 4 4 4
k0 10 10 10 10
g 3 3 3 3
min 58 78 98 118
max 59 79 99 119
C 6 8 10 12
n 4 4 4 4
k0 10 10 10 10
g 3 3 3 3
min 19 29 39 49
max 20 30 40 50
Table 9
CPU time andmemory usage ofUppaal for line networks of
different sizes.
Nodes g Collision Time (s) Memory (KB)
1 Yes 0.008 240852
2
2 No 0.039 240852
2 Yes 0.160 240852
3
3 No 0.200 240852
3 Yes 1.007 240852
4
4 No 1.012 240852
4 Yes 2.570 240852
5
5 No 2.587 240852
5 Yes 17.000 240852
6
6 No 18.006 240852
6 Yes 163.154 326892
7
7 No 173.922 336672
7 Yes 1624.481 2328572
8
8 No 1681.874 2451884
that in a fully connected network. In order to maintain synchronization, a line topology requires more accurate hardware
clocks and a larger guard time. We claim that, for a fixed value of the guard time, the network may become unsynchronized
if we keep increasing the number of nodes. In fact, we claim that for a line topology of size N, the guard time g should be at
least N.
Model checking of synchronization for line topology entails exploring a state space that grows exponentially with the
number of nodes. In order to reduce the state space, we considered only networks with perfect clocks. However, even with
perfect clocks, Uppaal can only handle networks with at most 8 nodes. Table 9 shows the resource usage of Uppaal required
for model checking of networks with line topologies. We used a Sun Fire X4440 machine with 4 Opteron 8356 2.3 GHz
quad-core processors and 128 Gb DDR2-667 memory. One processor on this machine needs about half an hour to establish
that a line network with 8 nodes is synchronized if the guard time is 8.
The reason why we run into state space explosions even in a setting with perfect clocks, is that race conditions are
possible involving arrival of messages and ticking of hardware clocks. As a result even a network with perfect clocks will not
necessarily remain synchronized for any parameter valuation. Figs. 15 and 16 illustrate how race conditions may affect the
time interval between two synchronization events in our model. (For simplicity, we assume g = t.) We consider the case
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Fig. 16.Minimum distance between two consecutive clock synchronization events.
Fig. 17. Error scenario for line topologies when N mod 3 = 0.
where a node is the receiver in one slot and the sender in the next slot. We know that the sender sends a message when
the value of its clock equals g, and that the receiver resets its clock counter to g + 1 at the first clock tick after receiving
the message. Fig. 15 shows that a synchronization signal is received immediately after a clock tick at the receiver. In this
scenario, the receiver waits a full clock cycle before resetting its clock counter to g+1. Fig. 16 illustrates a different scenario
inwhich a synchronization signal is received immediately before the receiver clock ticks and the receiver immediately resets
its clock counter to g+1.We see that the length of the time interval between two synchronization events in the first scenario
is one clock cycle longer than that in the second scenario.
We will now show that in a line network of size N and with guard time g = N − 1, there is a reachable state in
which the network is no longer synchronized. Thus synchronization of line networks can only be ensured if g ≥ N. In
our examples, tsn[i] = i%3, that is, the transmission slot number of node i equals imodulo 3. Note that, for line topologies,
this allocation of transmission slot numbers satisfies the conditions (2) and (3) defined at the end of Section 2. Figs. 17–19
illustrate three abstract error scenarios, extracted from concrete counterexamples produced byUppaal, resulting in a loss of
synchronization. Fig. 17 applies to the case in which Nmodulo 3 equals 0, Fig. 18 to the case in which Nmodulo 3 equals 1,
and Fig. 19 to the case in which Nmodulo 3 equals 2. We explain the example of Fig. 17 in detail. The other two scenarios
are similar.
The scenario of Fig. 17 consists of two ‘‘staircases’’. One ‘‘fast’’ staircase has steps with minimum time between
synchronizations (using the mechanism of Fig. 16), where a synchronization signal is received immediately before the
receiver clock ticks and the receiver resets its clock counter to g + 1 immediately, while the other ‘‘slow’’ staircase has
steps with the maximum time between synchronizations (using the mechanism of Fig. 15), where a synchronization signal
is received immediately after the receiver clock ticks, and it takes an additional clock tick before resetting the clock is reset
to g+1. Both staircases start from the same point, viz. when node number 1, the second node in the line, sends messages to
its neighboring nodes 0 and 2. After N− 1 steps the two staircases join again when node N− 2 tries to communicate with
node N− 1. At that point, node N− 2 has gone through g time units since its previous synchronization and is about to send
amessage to nodeN−1. However, nodeN−1 is about to make a clock tick and enter its new time slot, which is convenient
for receiving themessage from its neighbor. Synchronization is lost when nodeN−2 starts sending before nodeN−1 ticks.
This proof, in sum, shows that for each network of line topology in which guard time is less than N clock cycles, based
on the given error scenarios, the network may fail to keep synchronization. Accordingly, to guarantee synchronization in a
network of line topology with N nodes, guard time should be equal to or greater than N.
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Fig. 18. Error scenario when N mod 3 = 1.
Fig. 19. Error scenario when N mod 3 = 2.
7. Conclusions and related work
Wireless sensor networks constitute a potentially very important but also extremely challenging application area for
formal methods. As we have seen in this paper, even the analysis of a basic clock synchronization algorithm for an industrial
WSN platform turns out to be quite difficult. Formal analysis of the gossip layer is a largely unexplored research field [6].
Using timed automata model checking, we discovered some interesting error scenarios for line topologies: for any
instantiation of the parameters, the protocol will eventually fail if the network grows. We also succeeded in presenting
a parametric verification for the very restrictive case of cliques (network with full connectivity). We used model checking
to find the key error scenarios that underlie the parameter constraints for correctness, and theorem proving to check the
correctness of our manual invariant proof. Despite its limitations, Uppaal proved to be indispensable for the formal analysis
of the Chess protocol. Modeling the protocol in terms of timed automata is natural, the graphical user interface helped to
visualize the models, the simulator was of great help during the initial validation of the model, and the ability of Uppaal to
generate counterexamples and to replay them in the simulator helped us to find the parameter constraints that are needed
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for correctness. SinceUppaaldoes not support parametric verification,weproved the sufficiency of the constraintsmanually.
But also here Uppaalwas helpful: by checking the validity of various invariants for instances of the model with Uppaal, we
obtained confidence in their correctness before embarking on the (long and tedious) invariant proofs.
Using state-of-the-art model checking technology, we have only been able to analyze models of some really small
networks. In order to carry out our analysis we had to make some drastic simplifying assumptions. Clearly, there is a lot
of room for improving timed automata model checking technology, enabling the analysis of larger and dynamic network
topologies. Nevertheless, we conclude that the ability of model checkers to find worst-case error scenarios appears to be
quite useful in this application domain. In particular, we succeeded to reproduce error scenarios – found using Uppaal by
exploring simple models of small networks – in real implementations of larger networks [22].
In practical applications ofWSNs, cliques rarely occur and therefore our verification results should primarily be seen as a
first step toward a correctness proof for arbitrary and dynamically changing network topologies. Nevertheless, these results
give us an upper bound on allowable clock drift of a generic WSN. The use of simulations will be essential for providing
additional insight into the robustness and usefulness of our algorithm, also because occasional flaws of the MAC layer
protocolmay be resolved by the redundancy of the gossip layer. However,we believe it is unlikely that simulation techniques
will be able to produce worst case counterexamples, such as the example of Fig. 17 that was produced by themodel checker
Uppaal. Work of [23] also shows that one has to be extremely careful in using the results of MANET simulators.
Methodologically, the approach of this paper is similar to our study of the Biphase Mark Protocol [24], which also uses
Uppaal to analyze instances of the protocol and a theorem prover for the full parametric analysis. Theorem provers have
been frequently and successfully applied for the analysis of clock synchronization protocols, see for instance [25,26]. An
interesting research challenge is to synthesize (or prove the correctness of) the parameter constraints for the Chess protocol
fully automatically. Recently, some approaches have been presented by which, for instance, the (parametric) Biphase Mark
Protocol can be verified fully automatically [27,28]. Very interesting also is the recent work of [29,30] on parameterized
verification (using the SMT based tool MCMT) of networks with an arbitrary number of identical timed automata. However,
we think that these approaches are not powerful enough (yet) to handle our WSN protocol in which the number N of
sensor nodes is not fixed, and the parameter constraints and the length of the corresponding counterexamples depend onN.
Moreover, in the case of our WSN algorithm the parameter constraints involve a product of three parameters, whereas the
mentioned techniques can only handle linear constraints on the parameters. Finally, these new tools still lack the graphical
user interface and expressive input language ofUppaal, which are key features that enable the application of formalmethods
in practice.
Wireless sensor networks algorithms posemany challenges for probabilistic model checkers and specification tools such
as PRISM [31] and CaVi [32]. A first challenge is to make a more detailed, probabilistic model of radio communication that
involves the possibility of message loss. Another challenge is to consider dynamic slot allocation. In this paper, we assumed
a fixed slot allocation. However, in the actual implementation of Chess, a sophisticated probabilistic algorithm is used
for dynamic slot allocation. Formal analysis of this algorithm would be very interesting. Another simplifying assumption
made in this paper is that the network topology is fixed. A probabilistic model in which nodes may join or leave will be
more realistic. Finally, the gossiping algorithms used by the Chess network are intrinsically probabilistic in nature. Practical
obstacles for the application of probabilistic model checkers to the Chess case study are the limited expressivity of the input
language of existing tool, and the small network sizes that can be handled. An interesting alternative approach for some of
the problems in this area is the use of mean-field analysis, as proposed by Bakhshi et al. [33].
Several other recent papers report on the application ofUppaal for the analysis of protocols for wireless sensor networks,
see e.g. [34,32,35,1]. In [36], Uppaal is also used to automatically test the power consumption of wireless sensor networks.
Our paper confirms the conclusions of [34,35]: despite the small number of nodes that can be analyzed, model checking
provides valuable insight in the behavior of protocols for wireless sensor networks, insight that is complementary to what
can be learned through the application of simulation, testing or theorem proving.
A fundamental open question is to establish an impossibility result along the lines of Fan and Lynch [9] for the setting of
the Chess MAC layer in which clocks can be set back. The algorithm that we have analyzed in this paper appears to perform
well for networks with a small diameter, but the results of Section 6 show that performance may degrade if the diameter
increases. The question to find an algorithm that (a) achieves (near) optimal synchronization quality for the ChessMAC layer,
and (b) is sufficiently simple to be implemented on today’s WSN networks, is still wide open.
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